



# Programming and Optimization for Intel<sup>®</sup> Architecture

The Hands-On Workshop (HOW) Series

Andrey Vladimirov, PhD, and Ryo Asai  
Colfax International — [@colfaxintl](#)

March 2016 , Rev. 02a

# About This Document

This document represents the materials of a Web-based training “Programming and Optimization with Intel Architecture” developed and run by Colfax International.

© Colfax International, 2013-2015

[colfaxresearch.com/how-series](http://colfaxresearch.com/how-series)

## Parallel Programming Boot Camp (1-Day) / Workshop (4-Days)



Instructor-led 1-day or 4-days training, at your office or at Colfax facility in Sunnyvale, CA

[Click here to learn more](#)

### 1-Day Parallel Programming Boot Camp

For software engineers and architects, providing an overview of parallel programming frameworks and optimization guidelines for multi-core CPUs (Intel® Xeon®) and many-core coprocessors (Intel® Xeon Phi™):

- Discussions about three layers of parallelism: SIMD, Threads, Cluster environment
- Tips for quick porting/development of HPC software applications
- Real-life examples of code and optimization techniques
- Hardware solution and corresponding software implementations, APIs, and frameworks

### 4-Days Parallel Programming Workshop

For the developer who wants to hit the ground running with the modern multi-core CPUs (Intel® Xeon®), many-core coprocessors (Intel® Xeon Phi™) and leading software development tools:

- Hardware installation
- MPSS tools and the Linux environment on the Intel® Xeon Phi™ coprocessor
- Exploring differences in serial vs. parallel programming / processing / hardware usage
- Accelerated clusters
- Optimizations of vector arithmetics, memory traffic, thread parallelism and communication
- Using the Intel® Math Kernel Library

[Register Now!](#)

# Disclaimer

While best efforts have been used in preparing this training, Colfax International makes no representations or warranties of any kind and assumes no liabilities of any kind with respect to the accuracy or completeness of the contents and specifically disclaims any implied warranties of merchantability or fitness of use for a particular purpose. The publisher shall not be held liable or responsible to any person or entity with respect to any loss or incidental or consequential damages caused, or alleged to have been caused, directly or indirectly, by the information or programs contained herein. No warranty may be created or extended by sales representatives or written sales materials.

# Course Roadmap

- 1 Why Intel Parallel Architectures?
  - ▶ Parallelism and specialization – March 7
  - ▶ Programming model continuity – March 7
- 2 Programming models for Xeon Phi coprocessors
  - ▶ Native programming – March 7
  - ▶ Offload programming – March 8
- 3 Expressing Parallelism
  - ▶ Introduction to vectorization – March 9
  - ▶ Crash-course on OpenMP – March 10
- 4 Optimization – intro on March 11
  - ▶ Vectorization tuning – March 14
  - ▶ Multi-threading – March 15, 16
  - ▶ Memory traffic – March 17
- 5 Tools: MKL and VTune MPI – March 18

March 2016						
S	M	T	W	H	F	S
		1	2	3	4	5
6	7	8	9	10	11	12
13	14	15	16	17	18	19
20	21	22	23	24	25	26
27	28	29	30	31		
■ — Lecture+remote access						
■ — Self-study/remote access						

# HOW Online

Course page: [colfaxresearch.com/how-16-03](http://colfaxresearch.com/how-16-03)


- Slides (including this one), code downloads
- Video of recorded sessions
- Chat (during webinars or offline)



Additional resources:

- More workshops like this one: [colfaxresearch.com/how-series](http://colfaxresearch.com/how-series)
- Video courses: [colfaxresearch.com/video-courses](http://colfaxresearch.com/video-courses)
- [Intel Many Integrated Core Architecture Forum](#)

# HOT Series

The image is a promotional graphic for a webinar series. It features a dark blue background with faint, light blue technical drawings and circuit-like patterns. At the bottom, there is a stylized flame effect in yellow and orange. The text is centered and uses a mix of white and light blue colors. The word "HOT" is highlighted with a flame effect.

THE “HOT” (HANDS ON TUTORIAL) SERIES  
**FREE ONLINE WEBINAR**  
EFFICIENT PROGRAMMING FOR INTEL® ARCHITECTURE  
MARCH 21, 23 & 25  
3 webinar series | Filling up fast, register now!

[colfaxresearch.com/hot-16-03/](http://colfaxresearch.com/hot-16-03/)

A blue rectangular banner with white and light blue text. The background features faint, light blue geometric patterns of circles and lines. The text is centered and reads: "THE 'HOW' (HANDS ON WORKSHOP) SERIES" in light blue, "FREE ONLINE TRAINING" in large white letters, "PARALLEL PROGRAMMING AND OPTIMIZATION" in white, "FOR INTEL® ARCHITECTURE" in white, and "STARTS APR 18" in light blue. At the bottom, a line of smaller white text says: "\*10 2-hour sessions | 24-hour 3-week access to a system | Filling up fast, register now!".

**THE "HOW" (HANDS ON WORKSHOP) SERIES**

**FREE ONLINE TRAINING**

**PARALLEL PROGRAMMING AND OPTIMIZATION**

**FOR INTEL® ARCHITECTURE**

**STARTS APR 18**

\*10 2-hour sessions | 24-hour 3-week access to a system | Filling up fast, register now!

[colfaxresearch.com/how-16-04/](http://colfaxresearch.com/how-16-04/)

## §2. Refresh

# Performance Optimization

# Computing Platforms


Intel Xeon Processor



Current: Haswell  
Upcoming: Broadwell

Multi-Core Architecture

Intel Xeon Phi Coprocessor, 1st generation



Current: Knights Corner (KNC)

Intel Many Integrated Core (MIC) Architecture

Intel Xeon Phi Processor, 2nd generation\*



\* socket and coprocessor versions

Upcoming: Knights Landing (KNL)

# Optimization Areas


- 1 **Scalar optimization** (compiler-friendly practices)
- 2 **Vectorization** (must use 16- or 8-wide vectors)
- 3 **Multi-threading** (must scale to 100+ threads)
- 4 **Memory access** (streaming access or tiling)
- 5 **Communication** (offload, MPI traffic control)

# §3. Memory Traffic Tuning

# Memory Hierarchy


# Intel Xeon CPU: Memory Organization

- Hierarchical cache structure
- Two-way processors have NUMA architecture




# KNC Memory Organization

- Direct access to  $\leq 16$  GiB of cached GDDR5 memory on board
- No access to system DDR4, connected to host via PCIe




# KNL Memory Organization

- Direct access to onboard MCDRAM *and* system DDR4
- Use MCDRAM as cache, in flat mode, or as hybrid



# Cache Lines

- Minimal block of data transferred between memory and cache
- 64 bytes long in Intel Architecture
- Aligned on 64-byte boundaries in memory



# Memory Re-Use and Algorithms

# Loop Was Vectorized, Now What?

- 1 Ensure unit stride access
- 2 Align data
- 3 Pad multi-dimensional containers
- 4 Eliminate peel loops
- 5 Eliminate multiversioning
- 6 **Optimize data re-use in caches**

## Good to Know

Vector FLOPs are cheap compared to memory access.

If your data is served by RAM and not caches, it does not matter if you have vectorization: you will be bottlenecked by memory access.

# How Cheap are FLOPs?

## Theoretical estimates, Intel Xeon E5-2697 V3 processor

Performance = 28 cores  $\times$  2.7 GHz  $\times$  (256/64) vec.lanes  $\times$  2 FMA  $\times$  2 FPU  $\approx$  1.2 TFLOP/s

Required Data Rate = 1.2 TFLOP/s  $\times$  8 bytes  $\approx$  10 TB/s

Memory Bandwidth =  $\eta \times 2 \times 59.7 \approx$  0.1 TB/s

Ratio = 10/0.1  $\approx$  100 (FLOPs)/(Memory Access)

If the Arithmetic Intensity is...


- $> 100$  (FLOPs)/(Memory Access) — Compute Bound Application
- $< 100$  (FLOPs)/(Memory Access) — Bandwidth Bound Application

# On Computational Complexity of Algorithms

Type	Properties	Examples
$O(N)$	Each data element is used a fixed number of times. Memory-bound unless the number of times is large.	Array scaling, image brightness adjustment, vector dot-product.
$O(N^\alpha)$	Each element is used $N^{\alpha-1}$ times. A lot of data reuse for $\alpha \gtrsim 2$ . Good implementation can be compute-bound, poor one – memory-bound.	Matrix-matrix multiplication: $O(N^{3/2})$ ( $N$ = amount of data in matrix), direct N-body calculation: $O(N^2)$
$O(N \log N)$	Each element is used $\log N$ times. For small problems – memory-bound, for very large problems transitions to compute-bound	Fast Fourier transform, merge sort
$O(\log N)$	Always memory-bound.	Binary search

$N$  = data size

# Arithmetic Intensity and Roofline Model






More on roofline model: [Williams et al.](#)

# Loop Permutation

# Principle

Choose loop order to maintain unit-stride memory access



Compiler may or may not be able to automate loop permutation.

# Example: Over-simplified Matrix-Matrix Multiplication

$$C = AB \quad \Leftrightarrow \quad C_{ij} = \sum_{k=0}^{n-1} A_{ik}B_{kj}$$

Before:

```
1  #pragma omp parallel for  
2  for (int i = 0; i < n; i++)  
3      for (int j = 0; j < n; j++)  
4      #pragma vector aligned  
5          for (int k = 0; k < n; k++)  
6              C[i*n+j] += A[i*n+k]*B[k*n+j];
```

After:

```
1  #pragma omp parallel for  
2  for (int i = 0; i < n; i++)  
3      for (int k = 0; k < n; k++)  
4      #pragma vector aligned  
5          for (int j = 0; j < n; j++)  
6              C[i*n+j] += A[i*n+k]*B[k*n+j];
```

# Principle

- The order of nested loops must be chosen for best locality of data access
- At -O2 and above, the compiler automatically interchanges loops in some cases
- In other cases, loop interchange must be investigated manually

# Loop Fusion

# Loop Fusion Technique


Re-use data in cache by fusing loops in a data processing pipeline

```
1 MyDataType* data = new MyDataType(n);
2
3 for (int i = 0; i < n; i++)
4     Initialize(data[i]);
5
6 for (int i = 0; i < n; i++)
7     Stage1(data[i]);
8
9 for (int i = 0; i < n; i++)
10    Stage2(data[i]);
```

```
1 MyDataType* data = new MyDataType(n);
2
3 for (int i = 0; i < n; i++) {
4
5     Initialize(data[i]);
6
7     Stage1(data[i]);
8
9     Stage2(data[i]);
10 }
```

Potential positive side-effect: less data to carry between stages, reduced memory footprint, improved performance (see, e.g., [this paper](#)).

# Example Application – Performance




See [labs/4/4.09-memory-loop-fusion-statistics/](https://github.com/colfax-international/loop-fusion-statistics)

# Loop Tiling

# Loop Tiling

Original:

```
for (i=0; i<m; i++)  
  for (j=0; j<n; j++)  
    ...=...*b[j];
```



- - cached, LRU eviction policy
- - cache miss (read from memory, slow)
- - cache hit (read from cache, fast)

Cache size: 4

TILE=4


(must be tuned to cache size)

Cache hit rate without tiling: 0%

Cache hit rate with tiling: 75%

Tiled:

```
for (jj=0; jj<n; jj+=TILE)  
  for (i=0; i<m; i++)  
    for (j=jj; j<jj+TILE; j++)  
      ...=...*b[j];
```



# Loop Tiling (Cache Blocking) – Procedure

```
1  for (int i = 0; i < m; i++) // Original code:
2      for (int j = 0; j < n; j++)
3          compute(a[i], b[j]); // Memory access is unit-stride in j
```

```
1  // Step 1: strip-mine inner loop
2  for (int i = 0; i < m; i++)
3      for (int jj = 0; jj < n; j += TILE)
4          for (int j = jj; j < jj + TILE; j++)
5              compute(a[i], b[j]); // Same order of operation as original
```

```
1  // Step 2: permute
2  for (int jj = 0; jj < n; j += TILE)
3      for (int i = 0; i < m; i++)
4          for (int j = jj; j < jj + TILE; j++)
5              compute(a[i], b[j]); // Re-use to j=jj sooner
```

# Loop Tiling (Unroll-and-Jam/Register Blocking)

```
1  for (int i = 0; i < m; i++) // Original code:
2      for (int j = 0; j < n; j++)
3          compute(a[i], b[j]); // Memory access is unit-stride in j
```

```
1  // Step 1: strip-mine outer loop
2  for (int ii = 0; ii < m; ii += TILE)
3      for (int i = ii; i < ii + TILE; i++)
4          for (int j = 0; j < n; j++)
5              compute(a[i], b[j]); // Same order of operation as original
```

```
1  // Step 2: permute and vectorize outer loop
2  for (int ii = 0; ii < m; ii += TILE)
3      #pragma simd
4          for (int j = 0; j < n; j++)
5              for (int i = ii; i < ii + TILE; i++)
6                  compute(a[i], b[j]); // Use each vector in b[j] a total of TILE times
```

# Loop Tiling (Unroll-and-Jam) – Alternative Implementation

```
1  for (int i = 0; i < m; i++)    // Original code:
2      for (int j = 0; j < n; j++)
3          compute(a[i], b[j]); // Memory access is unit-stride in j
```



```
1  // Step 1: strip-mine both loops
2  for (int ii = 0; ii < m; ii += TILE)
3      for (int i = ii; i < ii + TILE; i++)
4          for (int jj = 0; jj < n; jj += VECLLEN)
5              for (int j = jj; j < jj + VECLLEN; j++)
6                  compute(a[i], b[j]); // Same order of operation as original
```

```
1  // Step 2: permute middle two loops
2  for (int ii = 0; ii < m; ii += TILE)
3      for (int jj = 0; jj < n; jj += VECLLEN)
4          for (int i = ii; i < ii + TILE; i++)
5              for (int j = jj; j < jj + VECLLEN; j++)
6                  compute(a[i], b[j]); // Use each vector in b[j] a total of TILE times
```

# Cache-Oblivious Recursion

# Principle

Matrix A



# Example 1: Matrix Transposition, Tiling



# Matrix Transposition

Before:

```
1 #pragma omp parallel for  
2 for (int i = 0; i < n; i++)  
3   for (int j = 0; j < n; j++)  
4     B[i*n + j] = A[j*n + i];
```

After:

```
1 const int tile = 200;  
2 if (n%tile != 0) exit(1);  
3  
4 #pragma omp parallel for  
5 for (int ii=0; ii<n; ii+=tile)  
6   for (int jj=0; jj<n; jj+=tile)  
7     for (int i=ii; i<ii+tile; i++)  
8       for (int j=jj; j<jj+tile; j++)  
9         B[i*n + j] = A[j*n + i];
```

## Example 2: Matrix-Vector Multiplication, Tiling

## Example: Matrix-vector Multiplication

$$c_i = \sum_{j=0}^m A_{ij}b_j, \quad i = 0, 1, \dots, (n-1). \quad (1)$$

```
1 void Multiply(const double* const A, const double* const b,  
2             double* const c, const long n, const long m){  
3     assert(n%64 == 0);  
4     #pragma omp parallel for  
5     for (long i = 0; i < m; i++)  
6     #pragma vector aligned  
7         for (long j = 0; j < n; j++) // Each value of A[i*n+j] is used only once  
8             c[i] += A[i*n+j] * b[j]; // Each value of b[j] is used a total of m times  
9 }
```

Non-optimal performance due to inefficient cache use

# Applying Tiling

```
1  const long jTile = 4096L; assert(n%jTile == 0);
2  #pragma omp parallel
3  {
4      double temp_c[m] __attribute__((aligned(64)));
5      temp_c[:] =0;
6      #pragma omp for
7          for (long jj =0; jj < n; jj+=jTile) // Loop Tiling in j
8              for (long i = 0; i < m; i++)
9                  #pragma vector aligned
10                     for (long j =jj; j < jj+jTile; j++)
11                         temp_c[i] += A[i*n+j] * b[j];
12
13     for(long i = 0; i < m; i++) { // Reduction
14         #pragma omp atomic
15             c[i]+= temp_c[i];
16     } } }
```

# Cache Blocking + Strip-Mine and Collapse


```
1  const long iTile = 64L;   assert(m%iTile == 0);
2  const long jTile = 4096L; assert(n%jTile == 0);
3  #pragma omp parallel
4  {
5      double temp_c[m] __attribute__((aligned(64))); temp_c[:] =0;
6  #pragma omp for collapse(2)
7      for (long ii = 0; ii < m; ii += iTile)
8          for (long jj = 0; jj < n; jj += jTile)
9              for (long i = ii; i < ii+iTile; i++)
10 #pragma vector aligned
11                 for (long j =jj; j < jj+jTile; j++)
12                     temp_c[i] += A[i*n+j] * b[j];
13
14     for(long i = 0; i < m; i++) {
15 #pragma omp atomic
16         c[i] += temp_c[i];
17 } } }
```

# Example 3: Matrix-Vector Multiplication, Recursion

# Example: Matrix-Vector Multiplication

```
1 void RecursMultiply(const double* const A, const double* const b,  
2     double* const c, const long n, const long m, const long lda){  
3     const long jThreshold = 8192L; assert(n%jThreshold == 0);  
4     const long iThreshold = 64L;  assert(m%iThreshold == 0);  
5     if ((m<=iThreshold) && (n<=jThreshold)) { // Recursion threshold  
6         // .... Base Case: Compute the result inside the tile ... //  
7     } else { // Recursive divide-and-conquer  
8         if (m*jThreshold > n*iThreshold) { // Split i-wise  
9             double c1[m/2] __attribute__((aligned(64)));  
10        #pragma omp task  
11            { RecursMultiply(&A[0*lda + 0], &b[0], c1, n, m/2, lda); }  
12            double c2[m/2] __attribute__((aligned(64)));  
13            RecursMultiply(&A[(m/2)*lda + 0], &b[m/2], c2, n, m/2, lda);  
14        #pragma omp taskwait  
15            c[0:m/2] += c1[0:m/2]; c[m/2:m/2] += c2[0:m/2]; // Reduction  
16        } else { // .... Split j-wise .... //  
17    } } }
```

# Performance of Matrix Vector Multiplication




# Bandwidth Tuning

# STREAM Benchmark

- Industry-standard tool for memory bandwidth measurement
- 4 tests: COPY, ADD, SCALE and TRIAD
- Download from Dr. John McCalpin's site:  
[www.cs.virginia.edu/stream](http://www.cs.virginia.edu/stream)

Expected for KNL:  $\approx 400$  GB/s



# STREAM Benchmark on Tuning

- Set 1 thread per core on all platforms (-1 for offload)
- Set affinity “scatter”: [white paper](#) (Colfax Research)
- Tune prefetching: [white paper](#) (Intel)

In addition, secret sauce for your own STREAM-like application:

- Parallel first touch (see NUMA discussion in Session 08)
- Essential element – streaming stores: [discussion](#)

# §4. Review and What's Next

# Summary

This session:

- ① Memory traffic optimization: spatial and temporal data locality
- ② Loop tiling: cache blocking and unroll-and-jam
- ③ Cache-oblivious recursion
- ④ First-touch allocation in NUMA systems
- ⑤ Loop fusion

Next session: distributed computation with MPI, specifics of message passing with coprocessors.